


I hereby certify that this correspondence is being deposited with the U.S. Postal Service as Express Mail, Airbill No. EV323776802US, in an envelope addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.

Dated: July 9, 2003

Signature: 

Docket No.: 29926/39502

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
APPLICATION FOR UNITED STATES LETTERS PATENT

Title:

METHOD FOR ISOLATING HYBRID DEVICE IN IMAGE SENSOR

Won-Ho Lee

San 136-1, Ami-ri, Bubal-eub, Ichon-shi,
Kyoungki-do 467-860

REPUBLIC OF KOREA

METHOD FOR ISOLATING HYBRID DEVICE IN IMAGE SENSOR

Field of the Invention

5 The present invention relates to an image sensor; and, more particularly, to an image sensor capable of decreasing a dark current generation through the use of a hybrid device isolation process.

10 Description of Related Arts

Generally, image sensor is a semiconductor device that converts an optical image into an electrical signal. Particularly, a charge coupled device (CCD) is a device 15 wherein an individual metal-oxide-silicon (MOS) capacitor is closely allocated to each other, and an electrical carrier is stored and transferred to the MOS capacitor. A complementary metal-oxide semiconductor device (CMOS) image sensor is a device that forms MOS transistors as the same 20 number of pixels and adopts a switching mode for sequentially detecting outputs with use of the MOS transistors by employing CMOS technology using a control circuit and a signal processing circuit as periphery circuits.

25 However, there are several problems of using the CCD due to its complex driving mode, high power dissipation, a complex process having lots of steps for a mask process and

a difficulty in one chip realization since the signal processing circuit cannot be constructed on a CCD chip. Therefore, there has been actively researched on the CMOS image sensor that uses sub-micron CMOS technology to 5 overcome the above problems. The CMOS image sensor obtains an image by forming a photodiode and a MOS transistor within a unit pixel and then sequentially detecting signals through a switching mode. The use of the CMOS technology results in less power dissipation and an enabled one-chip 10 process for the signal processing circuit. Also, compared to the CCD process that requires approximately 30 to 40 masks, the CMOS image sensor implemented with the CMOS technology needs approximately 20 masks because of a simplified process. Hence, the CMOS image sensor is 15 currently highlighted as a next generation image sensor.

In a typical image sensor, dark currents are produced more easily, resulting in decreases in function and capability of storing charges. More detailed explanation on the dark current will be provided in the following.

20 Electrons, that move to a floating diffusion region from a photodiode, produce dark currents even in an absence of light. Particularly, the dark currents are caused by a dangling bond or various defects such as a line defect, a point defect and so forth that mainly exist in edges of an 25 activation region. Such dark current may cause severe problems in a low illumination environment.

In a CMOS image sensor to which a technology of providing a device line-width of about 0.35 μm or about 0.25 μm , as an area of a photodiode region decreases, a ratio of a perimeter of the photodiode region with respect 5 to the area of the photodiode region decreases as well.

The above feature is illustrated in Fig. 1. Referring to Fig. 1, since three surfaces of the photodiode except for a surface in which a transfer transistor will be formed are touched to a field insulation layer, the photodiode is 10 affected in more extents by same defects generated at edges of the filed insulation layer as the photodiode area decreases due to micronization of a device. Herein, the perimeter of the photodiode is calculated by taking only the three surfaces touching to the filed insulation layer.

15 This effect of increasing dark current generations with respect to an image signal is pronounced as a minimum line-width, e.g., about 0.25 μm or 0.18 μm decreases. In other words, such CMOS image sensor with an ultra fine line-width more easily causes the dark current.

20

Summary of the Invention

It is, therefore, an object of the present invention to provide a method for isolating a hybrid device in an 25 image sensor through an improvement on a dark current characteristic even if an area of a photodiode region decreases.

In accordance with an aspect of the present invention, there is provided a method for isolating a hybrid device in an image sensor including a photodiode, the method including the steps of: forming sequentially a pad oxide 5 layer and a pad nitride layer on a substrate and selectively removing the pad oxide layer and the pad nitride layer to expose a surface of the substrate in which a field insulation layer will be formed; forming the field insulation layer by performing a channel stop ion- 10 implantation process to the exposed substrate with use of the pad nitride layer as a mask; removing a partial portion of the pad nitride layer so that one side of the pad nitride layer is spaced out with a predetermined distance from an edge of the field insulation layer; and performing 15 an additional ion-implantation process onto the exposed substrate surface and the field insulation layer by using the pad nitride layer as a mask.

Brief Description of the Drawing(s)

20

The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:

25 Fig. 1 is an exemplary diagram showing a ratio of a photodiode perimeter with respect to a photodiode area in a typical image sensor;

Figs. 2A to 2D are cross-sectional views showing a hybrid device isolation process in an image sensor in accordance with a preferred embodiment of the present invention;

5 Fig. 3 is a cross-sectional view showing a device isolation process with a trench structure in accordance with another preferred embodiment of the present invention;

Fig. 4A is a plane view showing a layout of a photodiode and a transfer transistor in a unit pixel of a 10 complementary metal-oxide semiconductor (CMOS) image sensor in accordance with another preferred embodiment of the present invention; and

15 Fig. 4B is a cross-sectional view with respect to a line A-A' of Fig. 4A illustrating the photodiode and the transfer transistor in the unit pixel of the CMOS image sensor formed in accordance with the above preferred embodiment of the present invention.

Detailed Description of the Invention

20

Figs. 2A to 2D are cross-sectional views showing a device isolation process in an image sensor in accordance with a preferred embodiment of the present invention.

Referring to Fig. 2A, a pad oxide layer 11, a pad 25 nitride layer 12 and a photosensitive layer 13, which will be used as a device isolation mask in subsequent processes, are sequentially formed on a substrate 10. Then, a device

isolation mask process is performed to a region where a field insulation layer will be formed. In the present invention, the substrate 10 can use a stack structure wherein an epitaxial layer with a low concentration is 5 deposited on a silicon layer with a high concentration.

The reason for using the lowly concentrated epitaxial layer is because it is possible to improve device properties by increasing a depth of a depletion layer of a photodiode and to prevent a cross-talk phenomenon between 10 unit pixels in a substrate with a high concentration.

Referring to Fig. 2B, the pad nitride layer 12 and the pad oxide layer 11 are etched with use of the device isolation mask 13 so as to expose a surface of the substrate 10 in which the field insulation layer will be 15 formed. The device isolation mask 13 is removed thereafter.

Next, a channel stop ion implantation is performed to the surface of the substrate 10 by using the exposed pad nitride layer 12 as an ion-implantation mask so as to form a channel stop ion-implantation region 100. For the 20 channel stop ion-implantation, an ion-implantation concentration of boron and ion-implantation energy are about $3.0 \times 10^{13} \text{ cm}^{-3}$ and about 30 keV, respectively. The above channel stop ion-implantation process is proceeded without giving a tilt angle and a ration.

25 With reference to Fig. 2C, the surface of the substrate 10 completed with the channel stop ion-implantation process is then proceeded with a thermal

oxidation process so as to grow the field insulation layer, particularly, a field oxide layer (Fox). On the pad nitride layer 12, a photosensitive pattern 14 is subsequently formed to etch the pad nitride layer 12 with a 5 predetermined distance X from an edge of the Fox. At this time, the predetermined distance X preferably ranges from about 0.5 μm to about 1.0 μm .

With reference to Fig. 2D, the pad nitride layer 12 is etched with the predetermined distance X from the edge 10 of the Fox by using the photosensitive pattern 14 as an etch mask. Subsequently, a boron ion-implantation process is performed by using the etched pad nitride layer 12 as an ion-implantation mask.

At this time, the boron ion-implantation process can 15 be carried out at the same condition of the channel stop ion-implantation process or can be carried out by using a boron concentration ranging from about $4.0 \times 10^{13} \text{ cm}^{-3}$ to about $5.0 \times 10^{13} \text{ cm}^{-3}$. Such an optimal dosing concentration is determined after receiving a feedback about a dark 20 current characteristic.

Referring to Fig. 2D, denoted numerical symbols, Φ and \circ , represent the channel stop ion-implantation region 100 and a boron ion-implantation region 50 additionally formed through the boron ion implantation process, respectively. 25 Also, as shown, the photosensitive pattern 14 is removed after completing the additional boron ion-implantation process.

In accordance with the preferred embodiment of the present invention, the boron ion-implantation region 50 screens the edges of the Fox, thereby improving the dark current characteristic. That is, electrons generated at 5 the edges of the Fox are disappeared through an electron hole pair recombination phenomenon at the boron ion-implantation region 50.

Fig. 3 is a plane view showing a device isolation process with a trench structure in another preferred 10 embodiment of the present invention. A channel stop ion-implantation region \oplus and a boron ion-implantation region \ominus are illustrated in Fig. 3.

The following is a detailed description on a preferred embodiment of a process for forming a device 15 isolation region having a trench structure.

A buffer oxide layer (not shown) and a pad nitride layer (not shown) are sequentially deposited on a substrate 20. Then, a device isolation mask is used to selectively etch the buffer oxide layer and the pad nitride layer so 20 that a region, in which a trench will be formed, is exposed. Afterwards, the trench is formed on the substrate 20 with use of the pad nitride layer as an etch mask. Subsequent to the trench formation, an oxide layer is formed in an inner wall of the trench in order to compensate damages of 25 the inner wall of the trench that occurs when proceeding the etch process for forming the trench.

Next, a channel stop ion-implantation process is

performed to form the channel stop ion-implantation region ϕ and bury the trench with an insulation material 21. The insulation material 21 is planarized through a chemical mechanical polishing (CMP) process, and then, a 5 predetermined portion of the pad nitride layer is etched in such a manner that one side of the pad nitride layer is spaced out with a predetermined distance from the insulation material 21.

After the above etching process, a boron ion- 10 implantation process is additionally performed by using the pad nitride layer as an ion-implantation mask so as to form a boron ion-implantation region ϕ on the exposed substrate 20 and the insulation material 21. The pad nitride layer is removed thereafter, whereby the device isolation region 15 with a shallow trench isolation structure is completely formed.

In addition to a typical device isolation process with a local oxidation of silicon (LOCOS) structure, the present invention can be also applied to a device isolation 20 process with a trench structure or a poly buffered locos (PBL) process.

Fig. 4A is a plane view showing a photodiode and a transfer transistor in a unit pixel of a complementary metal-oxide semiconductor (CMOS) image sensor formed in 25 accordance with another preferred embodiment of the present invention. Especially, a boron doping profile is formed by being spaced out with a predetermined distance in a

photodiode region contacting to a Fox (not shown). A boron ion-implantation region additionally ion-implanted encompasses edges of the Fox, and this fact provides an effect of decreasing dark currents even if an n-type ion-5 implantation region for a photodiode is not decreased to a size fit within a dotted boundary. It is also possible to prevent a decrease of saturation currents since the n-type ion-implantation region for the photodiode is not necessarily required to be decreased for improving the dark 10 current characteristic.

Fig. 4B is a cross-sectional view showing the photodiode region and the transfer transistor from a viewpoint of the A-A' line shown in Fig. 4A.

The structure shown in Fig. 4B includes a Fox layer 15 31 formed on a substrate 30, a channel stop ion-implantation region 32A formed on a bottom of the Fox layer 31, a boron ion-implantation region 32B extended with a predetermined distance from an edge of the Fox layer 31, an n-type ion-implantation region 34 for a photodiode formed 20 within the substrate 30 and contacted to one side of the Fox layer 31, a spacer 35 formed on lateral sides of a gate electrode 33 of the transfer transistor, a p-type ion-implantation region 36 for a photodiode formed in between a surface of the substrate 30 and the n-type ion-implantation 25 region 34 for the photodiode and a floating diffusion region 37 formed on the other side of the p-type ion-implantation region 36 for the photodiode and the transfer

transistor. Herein, one side of the p-type ion implantation region 36 for the photodiode is contacted to the spacer 35 and the other side is contacted to the boron ion-implantation region 32B.

5 As shown, the boron ion-implantation region 32B extended with the predetermined distance from an edge of the Fox layer 31 screens the edge of the Fox layer 31, and this encompassing action suppresses dark currents generated from the edge of the Fox layer.

10 In case of implementing this inventive method to an image sensor, it is possible to improve the dark current characteristic even in a micronized structure through the use of this hybrid device isolation technique. Also, a photodiode region is not necessarily required to be 15 decreased to make an improvement on the dark current characteristic. Therefore, it is possible to obtain a clearer and well-defined image since saturation currents can be also decreased.

While the present invention has been described with 20 respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.